Skip to content

Conversation

gtxzsxxk
Copy link

PIN is very old and not compiler-friendly enough for today's toolchains. So I remove all PIN related code and reimplement them with the novel ISA RISC-V because it is more simple compared to x86's multiple instructions.

Now this version support reading trace exported from qemu_tracer and integrate the tracing mechanism with zsim's inner simulation.

This PR is only for the code review and do not merge

gtxzsxxk added 30 commits March 11, 2025 06:25
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant