Implement and verify all bits in the MISR

[MalteT]

Part of #34.

Probably the most relevant status register, necessary for any relevant branching in an ISR. It's also mostly unimplemented due to the lag of information about when to set/reset bits here.