Skip to content

rtl: HW Generation with new VIAM from Frontend#709

Merged
linushdot merged 14 commits intomasterfrom
rtl/viam-changes-verif
Feb 17, 2026
Merged

rtl: HW Generation with new VIAM from Frontend#709
linushdot merged 14 commits intomasterfrom
rtl/viam-changes-verif

Conversation

@linushdot
Copy link
Contributor

@linushdot linushdot commented Feb 10, 2026

  • Tested with VADL MiA specifications replacing the dummy MiAs from before frontend support
  • Also introduces a faster simulator for the RISC-V tests
  • Reenables automatic RISC-V tests

Introduces some minor frontend changes to make the current MiA specs work

This should also solve the problems discussed here #622

@github-actions github-actions bot added frontend This is frontend related hardware Related to the MiA and hardware generation labels Feb 10, 2026
@linushdot linushdot force-pushed the rtl/viam-changes-verif branch 2 times, most recently from 8a9c439 to dd8a21b Compare February 10, 2026 00:50
@linushdot linushdot linked an issue Feb 10, 2026 that may be closed by this pull request
@linushdot linushdot self-assigned this Feb 10, 2026
Copy link
Contributor

@flofriday flofriday left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I know this is just a draft but I got curious. 😅

I mostly looked over the frontend but it looks quite good.

@linushdot linushdot force-pushed the rtl/viam-changes-verif branch 2 times, most recently from 2b6d20c to 7896baf Compare February 11, 2026 11:05
@linushdot linushdot force-pushed the rtl/viam-changes-verif branch from 7896baf to 2c2abc2 Compare February 13, 2026 08:55
@linushdot linushdot marked this pull request as ready for review February 16, 2026 09:18
@Jozott00 Jozott00 force-pushed the rtl/viam-changes-verif branch from 2c2abc2 to dc1b806 Compare February 16, 2026 09:31
Models the new VIAM stage effects as a series of mapping contexts
that feed into the instruction outputs of stages.
This makes all RTL passes take the ISA from the MiA definition.
For the general VIAM passes to consider the ISA, the VIAM returns
the ISA referenced by the MiA, if there is no top-level ISA
definition.
Fix some bugs found through the tests.
C++ memory model for verilator simulation that can load ELF files.
The emitted Chisel project can now run the simulator directly on
riscv-tests ELF files without providing the memory in a Chisel test.
Fix some bugs (faulty forwarding/control logic)
Add select and unary nodes nodes that only depend on done nodes
and compute nodes to compute.
New faster simulator with C++ memory model
Introduced to simplify the control logic
Also fixes type checker for some instruction map calls that do not
require arguments.

Change RtlEmitMinimizedRiscVTest to use the correct specification
In case a ISA definition is referenced from multiple definitions,
e.g., from a processor and a MiA definition, it is visited and merged
only once by caching the result in the definition cache.
Path separator and line ending problems
The spec now uses a macro model to select the ISA to use.
Also include the single, three and five stage spec in the frontend
tests.
@linushdot linushdot force-pushed the rtl/viam-changes-verif branch from dc1b806 to 55e8888 Compare February 16, 2026 16:40
@Jozott00 Jozott00 added the enhancement New feature or request label Feb 16, 2026
@linushdot linushdot enabled auto-merge February 16, 2026 17:34
@linushdot linushdot requested a review from rascmatt February 16, 2026 17:39
Copy link
Contributor

@rascmatt rascmatt left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Lgtm

@linushdot linushdot merged commit 52b91db into master Feb 17, 2026
9 of 13 checks passed
@linushdot linushdot deleted the rtl/viam-changes-verif branch February 17, 2026 07:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

enhancement New feature or request frontend This is frontend related hardware Related to the MiA and hardware generation

Projects

None yet

Development

Successfully merging this pull request may close these issues.

rtl: Reenable RiscVInstructionTest

4 participants