Skip to content

Latest commit

 

History

History
52 lines (49 loc) · 3.79 KB

File metadata and controls

52 lines (49 loc) · 3.79 KB

Name: Abdullah Numan Shakil.
Dept. of Computer Science & Engineering.
University of Rajshahi.

verilog HDL(Hardware Description Language)

Basic Gates

Flip-Flop

Adder

Subtractor

Adder-Subtractor

Comparator

Code converter

Encoder and Decoder

Multiplexer

Counter

Asynchronous

Synchronous