Skip to content
View Slicudis's full-sized avatar
3 followers · 5 following

Block or report Slicudis

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Slicudis/README.md

Greetings, I'm Santiago Licudis (aka: Slicudis). I'm interested in digital circuit design and CPU architecture.

The languages that I know are:

  • System Verilog
  • Verilog
  • RISC-V Assembly
  • Some C

Top Langs

(C++ is only there because of the files generated by Verilator XD)

Pinned Loading

  1. BatPU2 BatPU2 Public

    SystemVerilog