Skip to content

Latest commit

 

History

History
22 lines (11 loc) · 528 Bytes

File metadata and controls

22 lines (11 loc) · 528 Bytes

UVM_TestBench_For_S_R_Latch

Simple and Complete UVM TestBench For Verification Of S R Latch

Edaplygroung Link : https://www.edaplayground.com/x/jPKu

Includes : -- Coverage Component -- scoreboard Component -- TB Architecture

TestBench Architecture :

S R TB ARCHITECTURE

Output Result :

output result