Skip to content
View XACKIES's full-sized avatar
😄
😄
9 followers · 20 following

Achievements

Achievement: Quickdraw

Achievements

Achievement: Quickdraw

Block or report XACKIES

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
XACKIES/README.md

👋 Hi there, I'm MACKIES (XACKIES)

“There is more to be thankful for in life than to regret.”

🧠 About Me

  • 👨‍🎓 I am currently a 4th-year student in Electronics and Telecommunication Engineering at KMUTT.
  • 🚀 Passionate about Hardware Electronics Engineering : ASIC, FPGA, Embedded System, PCB - Design
  • 🌐 Personal site: bento.me/mac-kittiphop
  • 📫 Contact: kittiphopphanthachart@gmail.com

📌 Featured Projects

🔹RISC-CPU-Design-of-a-Single-Cycle-MIPS-Softcore-Processor-in-Verilog-HDL

Designed Softcore MIPS Processor : Single-Cycle RISC Architecture in Verilog HDL

🔹 MAC101-Chip-H-Bridge-Gate-Controller

ASIC/IC-Design , Gate control of H Bridge Driver for Motor-Drive , Non-Inverting-Buck-Boost Converter , Inverter

🔹 RTL-Design-of-FIR-Filter-on-FPGA-using-Verilog

Designed a FIR Filter with coefficients calculated in Python and implemented fixed-point arithmetic for FPGA processing.

🔹 RTL-Design-of-IIR-Filter-as-Digital-Envelope-Detector

Designed Digital Envelope Detector in Verilog using a first-order IIR Low-Pass filter. useful in ASK/FSK demodulation, and Signal detection.

🔹 DDS-with-Uart-interface-on-FPGA

Direct Digital Synthesizer on FPGA with UART control interface.

🔹 SALVS-01: Specify Animals Location Via Sound

Nanosatellite project concept to triangulate animal position based on sound.

🔹 LC-Ladder-Bandpass-RF---Filter-Design-436MHz-at-KNACSAT-3

Designed a FIR Filter with coefficients calculated in Python and implemented fixed-point arithmetic for FPGA processing.

📊 GitHub Stats

XACKIES's GitHub stats

🔧 Technical Skills

🖥 Programming IDEs

🔧 Programming Tools

🧪 Simulation Tools

🖊 EDA

💻 Coding Languages

Pinned Loading

  1. RISC-CPU-Design-of-a-Single-Cycle-MIPS-Softcore-Processor-in-Verilog-HDL RISC-CPU-Design-of-a-Single-Cycle-MIPS-Softcore-Processor-in-Verilog-HDL Public

    Softcore MIPS Processor : Single-Cycle RISC Architecture in Verilog HDL

    Verilog

  2. MAC101-Chip-H-Bridge-Gate-Controller- MAC101-Chip-H-Bridge-Gate-Controller- Public

    ASIC/IC-Design , Gate control of H Bridge Driver for Motor-Drive , Non-Inverting-Buck-Boost Converter , Inverter

  3. RTL-Design-of-FIR-Filter-on-FPGA-using-Verilog RTL-Design-of-FIR-Filter-on-FPGA-using-Verilog Public

    Designed a FIR Filter with coefficients calculated in Python and implemented fixed-point arithmetic for FPGA processing.

    VHDL

  4. RTL-Design-of-IIR-Filter-as-Digital-Envelope-Detector RTL-Design-of-IIR-Filter-as-Digital-Envelope-Detector Public

    This project implements a Digital Envelope Detector in Verilog using a first-order IIR Low-Pass filter. The detector tracks the envelope (magnitude variation) of an input signal, which is useful in…

    Verilog 1

  5. DDS-with-Uart-interface-on-FPGA DDS-with-Uart-interface-on-FPGA Public

    Direct Digital Synthesis on FPGA with UART for Oscillator-control

    VHDL

  6. SALVS-01-Specify-Animals-Location-Via-Sound SALVS-01-Specify-Animals-Location-Via-Sound Public

    SALVS-01: Specify Animals Location Via Sound, Novel Mission Ideas for Multiple Nano-satellites