Skip to content

Pull requests: Xilinx/RapidWright

New pull request New
22 Open 972 Closed
22 Open 972 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add test case for fixes to getCorrespondingTile when called on certain SLL tiles
#1360 opened Apr 6, 2026 by abutt-amd Collaborator Loading…
1
Fix IBUF creation for UltraScale+
#1357 opened Apr 4, 2026 by clavin-xlnx Member Loading…
Add backward routing for RapidWright.
#1346 opened Jan 7, 2026 by kylepham-amd Contributor • Draft
9
Partitioner Feature Additions: Mapping generation, net-span partition report, LUTs/partition report, verbose hypergraph reports, LUTCount CLI, mapping constraint partition input
#1343 opened Jan 5, 2026 by pnewlin-amd Loading…
30
Initial method to resolve hold time violations on ArrayBuilder designs
#1334 opened Dec 5, 2025 by abutt-amd Collaborator • Draft
Fix DesignTools.getConnectionPips for sinks driven by lut constant generators
#1231 opened Jun 20, 2025 by reillymck Contributor Loading…
5
Example Clock Signal Tracer
#1216 opened Jun 12, 2025 by clavin-xlnx Member • Draft
[TestExamples] Test PipelineGenerator with Vivado
#1193 opened May 20, 2025 by eddieh-xlnx Collaborator • Draft
Array Builder Tool - Replicate Optimized Kernels in an Array
#1163 opened Apr 10, 2025 by clavin-xlnx Member • Draft
[EDIFNetlist] exportEDIF() to use getLibrariesInExportOrder()
#1148 opened Feb 14, 2025 by eddieh-xlnx Collaborator • Draft
1
[DREAMPlaceFPGA] Add placeDesign() wrapper for DREAMPlaceFPGA
#1137 opened Jan 13, 2025 by eddieh-xlnx Collaborator • Draft
1
[RWRoute] Adjust wire base costs + cross SLR estimates
#1030 opened Jul 12, 2024 by eddieh-xlnx Collaborator • Draft
1
[Interchange] Exports DeviceResources Routing (Wires and Nodes) Info in Multiple Messages
#1017 opened Jun 25, 2024 by clavin-xlnx Member Loading…
Adding shape support for DREAMPlaceFPGA inputs and Interchange Netlist
#1011 opened Jun 21, 2024 by clavin-xlnx Member Loading…
3
[TestDeviceResources] Test/verify xcau10p
#1004 opened Jun 13, 2024 by eddieh-xlnx Collaborator • Draft
Node.getAllWiresInNode() returns empty list when Vivado doesn't bug
#1002 opened Jun 12, 2024 by eddieh-xlnx Collaborator • Draft
@clavin-xlnx
2
[DeviceResourcesWriter] Output resource timings for US+
#1001 opened Jun 12, 2024 by eddieh-xlnx Collaborator • Draft
5
Adds a tieoff method for module instances with unconnected inputs
#811 opened Sep 7, 2023 by clavin-xlnx Member Loading…
6
Draft approach for running tutorials in JUnit tests
#773 opened Jul 27, 2023 by clavin-xlnx Member • Draft
Add flag to filter static sources
#771 opened Jul 27, 2023 by clavin-xlnx Member Loading…
Create phys nets from logical
#770 opened Jul 26, 2023 by haydenc-amd Contributor Loading…
19
Inconsistent behaviour for Cell.getSitePinFromLogicalPin() bug
#473 opened Jul 14, 2022 by eddieh-xlnx Collaborator • Draft
6
ProTip! Mix and match filters to narrow down what you’re looking for.