Skip to content

Commit bb6866a

Browse files
committed
wip
1 parent ba95e7d commit bb6866a

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

.github/workflows/chipdb.yml

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -305,20 +305,20 @@ jobs:
305305
git checkout ${{ matrix.yosys }}
306306
git submodule update --init --recursive
307307
make config-gcc
308-
make -j$(nproc)
308+
make -j1
309309
sudo make install
310310
cd ../nextpnr
311311
git checkout ${{ matrix.nextpnr }}
312312
git submodule update --init --recursive
313313
mkdir -p build
314314
cd build
315315
cmake .. -DBUILD_PYTHON=OFF -DARCH="himbaechel" -DHIMBAECHEL_UARCH=gowin -DHIMBAECHEL_GOWIN_DEVICES="all" -DPython3_EXECUTABLE=${{ steps.pysetup.outputs.python-path }}
316-
make -j$(nproc)
316+
make -j1
317317
sudo make install
318318
cd ../../examples
319-
make -j$(nproc) all
319+
make -j1 all
320320
cd gw5a
321-
make -j$(nproc) all
321+
make -j1 all
322322
- name: Archive artifact
323323
uses: actions/upload-artifact@v4
324324
with:
@@ -327,7 +327,7 @@ jobs:
327327
- name: Do sanity check
328328
run: |
329329
cd examples
330-
make -j$(nproc) unpacked
330+
make -j1 unpacked
331331
for f in *-unpacked.v; do
332332
yosys -p "read_verilog $f; read_verilog -lib +/gowin/cells_sim.v; clean -purge; select -assert-any t:DFF*; select -assert-any t:*BUF;";
333333
done

0 commit comments

Comments
 (0)