Skip to content

Conversation

yrabbit
Copy link
Collaborator

@yrabbit yrabbit commented Sep 17, 2025

Support for all six PLLs in the GW5A-25 chip has been added.

All seven outputs with individual output frequency settings are supported.

Support for all six PLLs in the GW5A-25 chip has been added.

All seven outputs with individual output frequency settings are supported.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
apycula/bslib.py Outdated
slot_size = ba[3]
#print("Slot size:", slot_size)
slot_bitmap = []
i = 0
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

i is not really needed?


# GW5A PLLs do not use the main grid, but are located in so-called slots, so it
# makes sense to use the extra_func mechanism for their arbitrary placement.
# Slots (the name is taken from the ceiling) are bit cells of different widths
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Probably better to use phrase like "name is chosen arbitrarily".

# There is one interesting catch here: the hardware has one
# physical wire as a PLL output, which acts as both a logic
# and clock signal (let's say F0 and MPLL0CLKOUT0). But if
# we make a Himabechel node out of them, only one wire will
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

typo: Himabechel

if attr.startswith('A_DYN_PE') and attr[-3:] == 'SEL':
pll_attrs[attr] = val
continue
if attr.startswith('A_DE') and attr[-3:] == 'EN':
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Shouldn't it be [-2:] ?

One PLL is used to generate seven different frequencies.

Since it is impossible to obtain less than 6.25 MHz at the output, the
result will have to be viewed on a logic analyzer rather than on LEDs.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
@yrabbit yrabbit merged commit 0d08515 into YosysHQ:master Sep 20, 2025
12 of 14 checks passed
@yrabbit yrabbit deleted the gw5-pll-w branch September 20, 2025 09:46
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants