-
Notifications
You must be signed in to change notification settings - Fork 68
Pull requests: intel/intel-xpu-backend-for-triton
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Implemented compile time/size tracking and profiling utility
#4777
opened Jul 25, 2025 by
AndreyPavlenko
•
Draft
[RemoveLayout] Remove convert layout op for any layout if the user is tt.store with block pointer
#4751
opened Jul 21, 2025 by
chengjunlu
Loading…
[LoadStoreToLLVM] Refactor the 2D block load lowering.
#4615
opened Jul 4, 2025 by
chengjunlu
Loading…
[EXPERIMENTAL]: Load column major matrix with 2d block io
#4604
opened Jul 2, 2025 by
chengjunlu
•
Draft
[FlashAttention] Sync from upstream tensor desc implementation (part 3)
#4520
opened Jun 17, 2025 by
whitneywhtsang
•
Draft
Clean up Intel specific code in the common TritonGPU dialect source file.
upstream: triton
#4469
opened Jun 10, 2025 by
chengjunlu
•
Draft
Do not use extractvalue if the inserted value is directly reachable
#4212
opened May 15, 2025 by
AndreyPavlenko
•
Draft
Use inline VISA to optimize horizontal batched subgroup reduce
#4171
opened May 12, 2025 by
chengjunlu
•
Draft
Previous Next
ProTip!
Updated in the last three days: updated:>2025-07-22.