Skip to content

replace get_top_module with something that uses yosys to actually parse the verilog #16

@mattvenn

Description

@mattvenn
No description provided.

Metadata

Metadata

Assignees

No one assigned

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions