These are all implemented using Verilog for my Logic Design Laboratory Class （邏輯設計實驗）, using a Basys3 FPGA Board.
-
Notifications
You must be signed in to change notification settings - Fork 0
michellenovenda/Logic-Design-Laboratory
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
These are all implemented using Verilog for my Logic Design Laboratory Class （邏輯設計實驗）, and I am using a Basys3 FPGA Board.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published