Skip to content

Commit 55a7976

Browse files
MPAE-18704 updated readme file with tech writer edits
1 parent e3332f6 commit 55a7976

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

README.md

+3-3
Original file line numberDiff line numberDiff line change
@@ -34,8 +34,8 @@ The Signal Routing (SR) Port, is a peripheral that allows for flexible connectio
3434
Finite State Machines (FSM)s are an important concept in the design of digital systems. A traditional FSM consists of three main components:
3535

3636
- Memory: The memory of the state machine hold the current state of the system
37-
- Next State Logic: The Next State Logic dictates how the system will transistion from one state to the next based on the current state and the input.
38-
- Output Logic: The output logic controls the outputs of the system based on the current state in the case of a Moore Machine, or a combination of inputs and the current state, in the case of a Mealy Machine.
37+
- Next State Logic: The Next State Logic dictates how the system will transistion from one state to the next based on the current state and the input
38+
- Output Logic: The output logic controls the outputs of the system based on the current state in the case of a Moore Machine, or a combination of inputs and the current state, in the case of a Mealy Machine
3939

4040
When building embedded systems, FSMs are typically implemented in software. Using the SR PORT, Configurable Logic Cells (CLC)s, and other peripherals present on PIC microcontrollers, it is possible to build functional state machines that can operate with little or no CPU intervention. Implementing state machines this way frees up the CPU to perfrom other tasks, which can greatly improve the peformance of a system. The figure below illustrates how state machines can be implemented using the SR PORT and CLCs:
4141
<br><img src="images/Moore State Machine.png">
@@ -98,7 +98,7 @@ Since S<sub>2</sub> and S<sub>0</sub> each have a common term, this can be imple
9898

9999
## Implementation
100100

101-
Once the state machine logic has been defined, the system can be implemented using MPLAB Melody Code Configurator. Melody is a tool built in to MPLAB X that makes it easy generate code for any of the on-chip peripherals present on PIC microcontrollers. Using Melody it is easy to implement the hardware state machine with just a few clicks. The following images show the configuration of the CLCs and SR PORT
101+
Once the state machine logic has been defined, the system can be implemented using MPLAB Melody Code Configurator. Melody is a tool built in to MPLAB X that makes it easy to generate code for any of the on-chip peripherals present on PIC microcontrollers. Using Melody it is easy to implement the hardware state machine with just a few clicks. The following images show the configuration of the CLCs and SR PORT:
102102
<br><br>
103103
**CLC1**
104104
<br><img src="images/CLC1.png"><br>

0 commit comments

Comments
 (0)