Skip to content

Commit 779e8c4

Browse files
committed
update to v1.14.0
1 parent 8d7c8f5 commit 779e8c4

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

package-lock.json

+2-2
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

package.json

+1-1
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
"name": "veriloghdl",
33
"displayName": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog",
44
"description": "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code",
5-
"version": "1.13.5",
5+
"version": "1.14.0",
66
"publisher": "mshr-h",
77
"homepage": "https://github.com/mshr-h/vscode-verilog-hdl-support",
88
"repository": {

0 commit comments

Comments
 (0)