Skip to content

[ENHANCEMENT] Verilog code beautifier #126

Open
@wkelsey-apple

Description

@wkelsey-apple

This would be super nice to help clean up legacy code!

Python can do it, so I'm assuming that it would be possible with this addon?

Metadata

Metadata

Assignees

No one assigned

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions