Skip to content

Navigation Menu

Appearance settings

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

Appearance settings

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

nxbyte / Verilog-Projects Public

Notifications You must be signed in to change notification settings
Fork 24
Star 113

Code
Issues 1
Pull requests 2
Actions
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Actions
Security
Insights

4 bit ALU#2

Open

rishijain01 wants to merge 1 commit intonxbyte:masternxbyte/Verilog-Projects:masterfrom

rishijain01:patch-2rishijain01/Verilog-Projects:patch-2Copy head branch name to clipboard

Conversation Commits1 (1)Checks Files changed

Open

4 bit ALU#2
rishijain01 wants to merge 1 commit intonxbyte:masterfrom
rishijain01:patch-2

Commits

Commits on Oct 2, 2019

Create 4 bit ALU
rishijain01
authored

Footer

© 2025 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.