Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 230 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 230 Bytes

Basic-combinational-logic-VHDL

This repository contains synthesizable VHDL code for basic combinational logic circuits such as Adder with register, 2:4 decoder, 4:2 priority encoder, Multiplier with register and other circuits.