Skip to content
#

digital-design-and-computer-organization

Here are 15 public repositories matching this topic...

Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with instruction memory, data memory, ALU, immediate generator, and branch comparator. It supports the complete RV32I instruction set (R, I, S, B, U, J types).

  • Updated Jul 21, 2025
  • SystemVerilog

Improve this page

Add a description, image, and links to the digital-design-and-computer-organization topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the digital-design-and-computer-organization topic, visit your repo's landing page and select "manage topics."

Learn more