Digital Locker implemented in Verilog HDL using a Finite State Machine (FSM). Unlocks with sequence 1010, includes simulation, RTL schematic, and documentation.
-
Updated
Sep 4, 2025 - Verilog
#
digital-locker
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the digital-locker topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the digital-locker topic, visit your repo's landing page and select "manage topics."