SystemVerilog implementation of AES-128 encryption and decryption , designed for resource efficiency
-
Updated
Jan 30, 2025 - SystemVerilog
SystemVerilog implementation of AES-128 encryption and decryption , designed for resource efficiency
32-bit Single Precision Floating point Multiplication
Add a description, image, and links to the directed-testing topic page so that developers can more easily learn about it.
To associate your repository with the directed-testing topic, visit your repo's landing page and select "manage topics."